Open Access Journal

ISSN : 2456-1290 (Online)

International Journal of Engineering Research in Computer Science and Engineering (IJERCSE)

Monthly Journal for Computer Science and Engineering

Open Access Journal

International Journal of Engineering Research in Mechanical and Civil Engineering (IJERMCE)

Monthly Journal for Mechanical and Civil Engineering

ISSN : 2456-1290 (Online)

Call For Paper : Vol 11, Issue 08, August 2024

Call for Paper

Vol 11, Issue 08, August 2024

Indexing

A High Gain Low Power CMOS Operational Amplifier

Author : K.Poshana 1 K.Lokesh Krishna 2 K. Veda Samhitha 3

PDF

Date of Publication :16th March 2017

Abstract: This paper presents the design and simulation of a high gain low power complementary metal oxide semiconductor operational amplifier in 90nm technology. The aspect ratios of all the transistors were designed. High gain allows the operational amplifier (op-amp) circuit to function efficiently in a closed loop feedback system, whereas wide bandwidth makes the circuit to operate for high speed applications. The proposed op-amp design consists of two stages and operates at 1.2V power supply. It is aimed to meet a set of standard specifications. The entire op-amp design is evaluated using Cadence software tools, while the layout has been developed using Virtuoso. The op-amp circuit is able to achieve 38 dB gain, a 4V output swing, a 12.7 V/μsecond slew rate and a CMRR of 61 dB with a power supply voltage of 1.2 V.

Reference :

    1. V. Ivanov, R. Brederlow and J. Gerber, "An Ultra-Low Power Bandgap Operational at Supply From 0.75 V," in IEEE Journal of Solid-State Circuits, vol. 47, no. 7, pp. 1515- 1523, July 2012.
    2. George Raikos and Spyridon Vlassis, “0.8 V bulk-driven operational amplifier,” in Analog Integrated Circuits and Signal Processing, June 2010, Volume 63, Issue 3, pp 425– 432.
    3. J. M. Carrillo, G. Torelli, R. Perez-Aloe Valverde and J. F. Duque-Carrillo, "1-V Rail-to-Rail CMOS Op-Amp With Improved Bulk-Driven Input Stage," in IEEE Journal of Solid-State Circuits, vol. 42, no. 3, pp. 508-517, March 2007.
    4. T. Stockstad and H. Yoshizawa, "A 0.9-V 0.5-μA rail-torail CMOS operational amplifier," in IEEE Journal of SolidState Circuits, vol. 37, no. 3, pp. 286-292, Mar 2002.
    5. F.Kacar, Abdullah Yesil and Abbas Noori, “New CMOS Realization of Voltage Differencing Buffered Amplifier and Its Biquad Filter Applications” Radio Engineering, Vol. 21, No. 1, April 2012, pp 333-339.
    6. P.E. Allen and D.R. Holberg, “CMOS Analog Circuit Design” Oxford University Press, 2nd edition. [7] B. Razavi, “Design of Analog CMOS Integrated Circuits,” Tata McGraw-Hill, 2012.
    7. P.R Gray and R.G Mayer, “Analysis and Design of Analog Integrated Circuits”. New York: Wiley, 2011.

Recent Article